

# Legacy Device: Motorola MC145403, MC145404, MC145405, MC145408

These devices are silicon gate CMOS ICs that combine both the transmitter and receiver to fulfill the electrical specifications of EIA Standard 232–E and CCITT V.28. The drivers feature true TTL input compatibility, slew rate limiting outputs, 300  $\Omega$  power–off source impedance, and output typically switching to within 25% of the supply rails. The receivers can handle up to  $\pm$  25 V while presenting 3 to 7 k $\Omega$  impedance. Hysteresis in the receivers aid in the reception of noisy signals. By combining both drivers and receivers in a single CMOS chip, these devices provide efficient, low–power solutions for both EIA–232–E and V.28 applications.

These devices offer the following performance features:

• Operating Temperature Range  $T_A = -40^\circ$  to  $+85^\circ$ C

#### Drivers

- $\pm 5$  to  $\pm 12$  V Supply Range
- 300 Ω Power–Off Source Impedance
- Output Current Limiting
- TTL and CMOS Compatible Inputs
- Driver Slew Rate Range Limited to 30 V/µs Maximum

#### Receivers


- ± 25 V Input Range
- 3 to 7 k $\Omega$  Input Impedance
- 0.8 V of Hysteresis for Enhanced Noise Immunity
- TTL and CMOS Compatible Outputs

#### **Available Driver/Receiver Combinations**


Device	Drivers	Receivers	Figure	No. of Pins
ML145403	3	5	1	20
ML145404	4	4	2	20
ML145405	5	3	3	20
ML145408	5	5	4	24

Alternative EIA-232 devices to consider are:

Three Supply	Single Supply
ML145406 (3 x 3)	ML145407 (3 x 3)



### **PIN ASSIGNMENTS** (DIP AND SOG)




#### FUNCTIONAL DIAGRAM

1.0 V


1.8 V

č



DRIVER

VSSE



#### ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND, except where noted)

Rating	Symbol	Value	Unit
DC Supply Voltage ( $V_{DD} \ge V_{CC}$ )	V <sub>DD</sub> V <sub>SS</sub> V <sub>CC</sub>	– 0.5 to + 13.5 + 0.5 to – 13.5 – 0.5 to + 6.0	V
Input Voltage Range Rx1 – Rx <i>n</i> DI1 – DI <i>n</i>	VIR	V <sub>SS</sub> – 15 to V <sub>DD</sub> + 15 0.5 to V <sub>CC</sub> + 15	V
DC Current Drain per Pin	I	± 00	mA
Power Dissipation	PD	1	W
Operating Temperature Range	TA	– 40 to + 85	°C
Storage Temperature Range	T <sub>stg</sub>	– 85 to + 150	°C

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

For proper operation it is recommended that  $V_{out}$  and  $V_{in}$  be constrained to the ranges described as follows:

 $\begin{array}{l} \mbox{Digital I/O: Driver Inputs (DI):} \\ (GND \leq V_{DI} \leq V_{CC}). \\ \mbox{Receiver Outputs (DO):} \\ (GND \leq V_{DO} \leq V_{CC}). \\ \mbox{EIA-232 I/O: Driver Outputs (Tx):} \\ (V_{SS} \leq V_{Tx1} - T_{xn} \leq V_{DD}). \\ \mbox{Receiver Inputs (Rx):} \\ V_{SS} - 15 \ V \leq V_{Rx1} - R_{xn} \leq V_{DD} \\ + 15 \ V). \end{array}$ 

Reliability of operation is enhanced if unused outputs are tied off to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$  for DI, and GND for Rx).

DC ELECTRICAL CHARACTERISTICS (All polarities referenced to GND = 0 V, T<sub>A</sub> = -40 to + 85°C)

Parameter		Symbol	Min	Тур	Max	Unit
DC Supply Voltage		V <sub>DD</sub> V <sub>SS</sub> V <sub>CC</sub>	4.5 - 4.5 4.5	5 to 12 - 5 to - 12 5	13.2 - 13.2 5.5	V
Quiescent Supply Current (Outputs Unloaded, Inputs Low)	V <sub>DD</sub> = + 12 V V <sub>SS</sub> = - 12 V V <sub>CC</sub> = + 5 V	I <sub>DD</sub> ISS ICC		425 - 400 110	635 - 600 200	μA

#### **RECEIVER ELECTRICAL SPECIFICATIONS**

(Voltage polarities referenced to GND = 0 V, V<sub>DD</sub> = + 12 V, V<sub>SS</sub> = -12 V, T<sub>A</sub> = -40 to +  $85^{\circ}$ C, V<sub>CC</sub> = + 5 V,  $\pm$  10%)

Characteristic		Symbol	Min	Тур	Max	Unit
Input Turn–On Threshold V <sub>DO</sub> = V <sub>OL</sub>	Rx1 – Rx <i>n</i>	V <sub>on</sub>	1.35	1.8	2.35	V
Input Turn–Off Threshold VDO = VOH	Rx1 – Rx <i>n</i>	V <sub>off</sub>	0.75	1	1.25	V
Input Threshold Hysteresis $\Delta = V_{OR} - V_{Off}$		V <sub>hys</sub>	0.6	0.8	—	V
Input Resistance (V <sub>SS</sub> - 15 V) $\leq$ V Rx1 - Rx $n \leq$ (V <sub>DD</sub> + 15 V)		R <sub>in</sub>	3	5.4	7	kΩ
High Level Output Voltage V <sub>Rx</sub> = - 3 to - 25 V* (DO1 - DO <i>n</i> )	I <sub>out</sub> = – 20 μA I <sub>out</sub> = – 1.0 mA	VOH	4.9 3.8	4.9 4.3	_	V
Low Level Output Voltage V <sub>Rx</sub> = + 3 to + 25 V* (DO1 – DO <i>n</i> )	l <sub>out</sub> = + 2 mA l <sub>out</sub> = + 4 mA	VOL		0.02 0.5	0.5 0.7	V

\* This is the range of input voltages as specified by EIA–232–E to cause a receiver to be in the high or low.

### DRIVER ELECTRICAL SPECIFICATIONS

(Voltage Polarities Referenced to GND = 0 V, V<sub>DD</sub> = + 12 V, V<sub>SS</sub> = - 12 V, T<sub>A</sub> = - 40 to + 85°C, V<sub>CC</sub> = + 5 V,  $\pm$  10%)

Characteristic	Symbol	Min	Тур	Мах	Unit
Digital Input Voltage DI1 – DIn Logic 0 Logic 1	VIL VIH	2		0.8	V
Input Current DI1 – DI <i>n</i> V <sub>DI</sub> = GND V <sub>DI</sub> = V <sub>CC</sub>	IL IH		7	 ± 1.0	μΑ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	VOH	3.5 4.3 9.2	3.9 4.7 9.5		V
Output Low Voltage* $Tx1 - Txn$ $V_{DI}$ = Logic 1, $R_L$ = 3 kΩ $V_{DD}$ = + 5.0 V, $V_{SS}$ = - 5.0 V $V_{DD}$ = + 6.0 V, $V_{SS}$ = - 6.0 V $V_{DD}$ = + 12.0 V, $V_{SS}$ = - 12.0 V	VOL	- 4 - 4.5 - 10	- 4.3 - 5.2 - 10.3		V
Input Current Tx1 – Txn (Figure 5)	Z <sub>off</sub>	300	_	_	Ω
Output Short Circuit Current $Tx1 - Txn$ $V_{DD}$ = + 12 V, $V_{SS}$ = - 12 VTx Shorted to GND**Tx Shorted to $\pm$ 15 V***Tx Shorted to $\pm$ 15 V***	ISC		± 22 ± 60	± 60 ± 100	mA

\*Voltage specifications are in terms of absolute values.

\*\* Specification is for one Tx output pin to be shorted at a time. Should all three driver outputs be shorted simultaneously, device power dissipation limits will be exceeded.

\*\*\* This condition could exceed package limitations.

#### **SWITCHING CHARACTERISTICS** ( $V_{CC}$ = + 5 V, ± 10%, $V_{DD}$ = + 12 V, $V_{SS}$ = - 12 V, $T_A$ = - 40 to + 85°C; See Figures 2 and 3)

Characteristic	Symbol	Min	Тур	Max	Unit
Drivers		1	1	1	
Propagation Delay Time Tx Low-to-High	<sup>t</sup> PLH				ns
$R_L = 3 k\Omega$ , $C_L = 50 pF$		_	500	1000	
High–to–Low RL = 3 kΩ, CL = 50 pF	<sup>t</sup> PHL	_	700	1000	
Output Slew Rate Minimum Load RI = 7 kΩ, CI = 0 pF (V <sub>DD</sub> = 6 to 12 V, V <sub>SS</sub> = - 6 to - 12 V)	SR	_	± 6	± 30	V/µs
Maximum Load RL = 3 kΩ, CL = 2500 pF (V <sub>DD</sub> = 12 V, V <sub>SS</sub> = – 12 V, V <sub>CC</sub> = 5 V)		4	_	_	
Receivers (C <sub>L</sub> = 50 pF)					
Propagation Delay Time Low-to-High	<sup>t</sup> PLH	_	360	610	ns
High–to–Low	<sup>t</sup> PHL	— —	130	610	1

**Output Rise Time** 

**Output Fall Time** 

tr

tf

250

40

\_\_\_\_

\_\_\_\_

400

100

ns

ns






Figure 1. Power–Off Source Resistance Illustrated for ML145408



RECEIVERS



**Figure 2. Switching Characteristics** 

## **PIN DESCRIPTIONS**

## VCC

## **Digital Power Supply**

The digital supply pin, which is connected to the logic power supply (+ 5.5 V maximum).

## GND

## Ground

Ground return pin is typically connected to the signal ground pin of the EIA–232–E connector (Pin 7) as well as to the logic power supply ground.

## VDD

## **Most Positive Device Pin**

The most positive power supply pin, which is typically + 5 to + 12 V.

DRIVERS Tx + 3 V - 5 V - 5 V- 5 V

Figure 3. Slew Rate Characteristics

# VSS

## Most Negative Device Pin

The most negative power supply pin, which is typically -5 to -12 V.

## Rx1 – Rxn

## **Receive Data Input Pins**

These are the EIA–232–E receive signal inputs. A voltage between + 3 and + 25 V is decoded as a space, and causes the corresponding DO pin to swing to ground (0 V). A voltage between - 3 and - 25 V is decoded as a mark, and causes the corresponding DO pin to swing to V<sub>CC</sub>.

## DO1 – DOn Data Output Pins

These are the receiver digital output pins which swing from  $V_{CC}$  to GND. Each output pin is capable of driving one LSTTL input load.

### DI1 – DIn Data Input Pins

These are the high impedance digital input pins to the drivers. Input voltage levels on these pins are LSTTL compatible and must be between  $V_{CC}$  and GND. A weak pull–up on each input sets all unused DI pins to  $V_{CC}$ , causing the corresponding unused driver outputs to be at  $V_{SS}$ .

## Tx1 – TXn Transmit Data Output Pins

These are the EIA–232–E transmit signal output pins, which swing from V<sub>DD</sub> to V<sub>SS</sub>. A logic 1 at the DI input causes the corresponding Tx output to swing to V<sub>SS</sub>. A logic 0 at the DI input causes the corresponding Tx out to swing to V<sub>DD</sub>. The actual levels and slew rate achieved will depend on the output loading ( $R_L$ //CL).

### LEGACY APPLICATION INFORMATION

## POWER SUPPLY CONSIDERATIONS

Figure 4 shows a technique to guard against excessive device current.


The diode D1 prevents excessive current from flowing through an internal diode from the V<sub>CC</sub> pin to the V<sub>DD</sub> pinwhen V<sub>DD</sub> < V<sub>CC</sub> by approximately 0.6 V or greater. This high current condition can exist for a short period of time during power up/down. Additionally, if the + 12 V supply is switched off while the + 5 V is on and the off supply is a low impedance to ground, the diode D1 will prevent current flow through the internal diode.

The diode D2 is used as a voltage clamp, to prevent VSS from drifting positive to V<sub>CC</sub>, in the event that power is removed from V<sub>SS</sub> (Pin 12). If V<sub>SS</sub> power is removed, and the impedance from the V<sub>SS</sub> pin to ground is greater than approximately 3 k $\Omega$ , this pin will be pulled to V<sub>CC</sub> by internal circuit-ry causing excessive current in the V<sub>CC</sub> pin.

If by design, neither of the above conditions are allowed to exist, then the diodes D1 and D2 are not required.


#### **ESD PROTECTION – CAUTION**

ESD protection on IC devices that have their pins accessible to the outside world is essential. High static voltages applied to the pins when someone touches them either directly or in directly can cause damage to gate oxides and transistor junctions by coupling a portion of the energy from the I/O pin to the power supply buses of the IC. This coupling will usually occur through the internal ESD protection diodes. The key to protecting the IC is to shunt as much of the energy to ground as possible before it enters the IC. Figure 4 shows a technique which will clamp the ESD voltage at approximately  $\pm 15$  V using the MMBZ15VDLT1. Any residual voltage which appears on the supply pins is shunted to ground through the capacitors C1 – C3. This scheme has provided protection to the interface part up to  $\pm 10$ kV, using the human body model test.






## **OUTLINE DIMENSIONS**



# **OUTLINE DIMENSIONS**



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.